



U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

**SUPPLEMENTAL INFORMATION
DISCLOSURE STATEMENT**

Docket Number
2885/87

Application Number
10/501,903

Filing Date
July 16, 2004

Examiner
To be assigned

Art Unit
To be assigned

Invention Title
METHOD OF COMPILATION

I hereby certify that this correspondence is being deposited with the
United States Postal Service with sufficient postage as first class mail
in an envelope addressed to each of the following:

Mail Stop 2885
Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450
on

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Date: September 29, 2004

Signature: Chandra Serrano

1. In accordance with the duty of disclosure under 37 C.F.R. § 1.56 and in conformance with the procedures of 37 C.F.R. §§ 1.97 and 1.98 and M.P.E.P. § 609, attorneys for Applicants hereby bring the following references to the attention of the Examiner. The references are listed on the attached modified PTO Form No. 1449. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the references be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b).
2. A copy of each patent, publication or other information listed on the modified PTO form 1449 is enclosed, unless otherwise indicated.

Dated: 29 Sep 2004

By:

Michelle M. Carniaux (Reg. No. 36,098)

KENYON & KENYON
One Broadway
New York, N.Y. 10004
(212) 425-7200 (telephone)
(212) 425-5288 (facsimile)

Kenyon & Kenyon 2004

INFORMATION DISCLOSURE STATEMENT BY APPLICANT PTO FORM 1449

OCT 01 2004

PATENT & TRADEMARK OFFICE

Atty. Docket No.
02885/87

Serial No.
10/501,903

Applicant(s)
Vorbach et al.

Filing Date
July 16, 2004

Group Art Unit
To be assigned

U. S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/ PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
						YES	NO
	0 926 594	June 30, 1999	Europe				
	199 26 538	December 14, 2000	Germany				
	WO99/40522	August 12, 1999	PCT				
	WO03/23616	March 30, 2003	PCT				
	WO03/25781	March 27, 2003	PCT				
	1 146 432	October 17, 2001	EP				

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Lizy John et al., "A Dynamically Reconfigurable Interconnect for Array Processors", Vol. 6, No. 1, March 1998, IEEE, pages 150-157,
	Fineberg, Samuel et al., "Experimental Analysis of a Mixed-Mode Parallel Architecture Using Bitonic Sequence Sorting", Vol. 11. No. 3, March 1991, pages 239-251
	Jacob, Jeffrey A. et al., "Memory Interfacing and Instruction Specification for Reconfigurable Processors," ACM, 1999, pages 145-154

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.